

TFT LCD Preliminary Specification

MODEL NO.: V420H2 – LE3

Customer: _		· · · · · · · · · · · · · · · · · · ·					
Approved by:							
Note:							
Ammay and Dy	TV Product Marketin	ng & Management Div					
Approved By	Chao-Chun Chung						
Reviewed By	QA Dept.	Product Development Div.					
Neviewed by	Hsin-Nan Chen	WT Lin					
	,						

Prepared By	LCD TV Marketing and Product Management Div.					
	CY Chang	Peggi Chiu				

l



- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2PACKAGE STORAGE 2.3ELECTRICAL ABSOLUTE RATINGS 2.3.1 TFT LCD MODULE 2.3.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT CONVERTER UNIT 3.2.1 LED LIGHT BARCHARACTERISTICS 3.2.2 CONVERTER CHARACTERISTICS 3.2.3 CONVERTER INTERFACE CHARACTERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	12
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 CONVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 24
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 28
8. DEFINITION OF LABELS 8.1 CMO MODULE LABEL	 32
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD	 33
10.PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS	 35
11. MECHANICAL CHARACTERISTICS	 36





REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 1.0	Jan 14,10'	All	All	Preliminary Specification was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420 H2- LE3 is 42" TFT Liquid Crystal Display module with LED Backlight and 4ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors (8-bit +FRC). The converter module for backlight is built-in.

1.2 FEATURES

- -High brightness (450 nits)
- Ultra-high contrast ratio (6000:1)
- Faster response time (gray to gray average 4ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle : 176(H)/176(V) (CR≥20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Low color shift function

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24 (H) x 523.26 (V) (42" diagonal)	mm	(1)
Bezel Opening Area	937.24 (H) x 530.26 (V)		(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	1.07G	color	
Display Operation Mode	Transmissive mode / Normally Black	-	
Surface Treatment	Anti-Glare Coating (Haze 11%)	_	
	Hard Coating (3H)		

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	-	973.24	-	mm	(1)
Module Size	Vertical(V)	-	566.26	-	mm	(1)
Iviodule Size	Depth(D)		10.8		mm	
	Depth(D)		25.6		mm	To converter cover
Weight			7950			

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



Global LCD Panel Exchange Center

Issued Date: Jan. 14, 2010 Model No.: V420H2 - LE3 Preliminary

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	35	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b)The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Ullit	Note	
Power Supply Voltage	Vcc	-0.3	13.5	V		
Input Signal Voltage	Vin	-0.3	3.6	V		

2.3.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Light Bar Voltage	V _W	Ta = 25 °C	-	-	60	V_{RMS}	
Converter Input Voltage	V_{BL}	-	0	<i>J</i> -	30	V	
Control Signal Level	-	-	-0.3	-	7	V	

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals includes Backlight On/Off Control, I_PWM Control, E_PWM Control and STATUS signal for converter status output.



3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE


Ta = 25 ± 2 °C

Parameter		Cymahal		Value	1.1:4	Nata	
		Symbol	Min.	Тур.	Max.	Unit	Note
Power Su	ipply Voltage	V _{CC}	10.8	12	13.2	V	(1)
Rush Cur	rent	I _{RUSH}	-	-	4.17	Α	(2)
Power	White Pattern	-	-	1.15	1.50	Α	
Supply	Horizontal Stripe	-	-	1.19	1.55	Α	(3)
Current	Black Pattern	-	-	0.5	-	Α	
	Differential Input High Threshold Voltage	V_{LVTH}	100	-		mV	
	Differential Input Low Threshold Voltage	V_{LVTL}	-	-	-100	mV	
LVDS interface	Common Input Voltage	V _{CM}	1.0	1.2	1.4	V	(4)
	Differential input voltage	V _{ID}	200		600	mV	
	Terminating Resistor	R _T	-(100	-	ohm	
CMOS	Input High Threshold Voltage	V _{IH}	2.7	-	3.3	V	
interface	Input Low Threshold Voltage	V _{IL}	0	-	0.7	V	


Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:






Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc =12V, Ta = 25 ± 2 °C, $f_v = 120$ Hz, whereas a power dissipation check pattern below is displayed.



Active Area







Active Area










Note (4) The LVDS input characteristics are as follows:





3.2 BACKLIGHT CONVERTER UNIT

3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
raiametei	Symbol	Min.	Тур.	Max.	Offic	Note
Light Bar Voltage	V _W	-	-	38.5	V _{RMS}	I _L =120 mA
LED Forward Voltage	V_{f}	3.0	3.3	3.5	V _{RMS}	I _L =120mA
LED Current	lι	112.8	120	127.2	mA	

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
raiailletei	Syllibol	Min.	Тур.	Max.	Offic	Note
Power Consumption	P_BL	-	100	105	W	
Converter Input Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Converter Input Current	I_{BL}	-	4.16	-	Α	
Dimming Frequency	F_B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	-	5	-	%	

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

External dimming: 150Hz~170Hz, duty ratio: 5%~100%

Daramatar			Test		Value		l lm:t	Nata			
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note			
On/Off Control Voltage	ON	VBLON		2.0		5.0	>				
On Control Voltage	OFF	VBLOIN		0		0.8	>				
Internal PWM Control	MAX	VIPWM	_	3.15	_	3.45	٧	maximum duty ratio			
Voltage	MIN	VIFVVIVI	_	-	0	-	٧	minimum duty ratio			
External PWM Control	Н		_	2.0	_	5.0	٧	Duty on			
Voltage	LO	VEPWM	_	0	_	0.8	٧	Duty off			
Status Signal	НІ	Status	_	3.0	3.3	3.6	٧	Normal			
Status Signal	LO	Status	_	0	_	0.8	٧	Abnormal			
VBL Rising Time		Tr1	_	30	_	_	ms	10%-90%V _{BL}			
VBL Falling Time		Tf1	_	30	_	_	ms	10%-90%V _{BL}			
Control Signal Rising Tir	ne	Tr	_	_	_	100	ms				
Control Signal Falling Ti	me	Tf	_	_	_	100	ms				
PWM Signal Rising Time	Э	TPWMR	_	_	_	50	us				
PWM Signal Falling Time	е	TPWMF	_	_	_	50	us				




Preliminary

Input Impedance	Rin	-	1	-	-	МΩ	
PWM Delay Time	TPWM		100			ms	
BLON Delay Time	T_{on}		300	1		ms	
BLON Delay Time	T_{on1}		300	-		ms	
BLON Off Time	Toff	_	300	_	_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL






Preliminary

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE







Preliminary

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

 ${\it CNF1 Connector Pin Assignment (FI-RE51S-HF(JAE) or equivalent)}$

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	(1)
4	N.C.	No Connection	(1)
5	N.C.	No Connection	(1)
6	N.C.	No Connection	(1)
7	SELLVDS	LVDS Data Format Selection	(2)
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	(1)
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair I 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	
20	CH1CLK+	First pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	N.C.	No Connection	(1)
27	N.C.	No Connection	(1)
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	





Preliminary

29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	N.C.	No Connection	(1)
43	N.C.	No Connection	(1)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	vcc	+12V power supply	
51	VCC	+12V power supply	
		· 1	1

CNF2 Connector Pin Assignment (FI-RE41S-HF (JAE) or equivalent)

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	(1)
4	N.C.	No Connection	(1)
5	N.C.	No Connection	(1)
6	N.C.	No Connection	(1)



Preliminary

②

7	N.C.	No Connection	(1)
8	N.C.	No Connection	(1)
9	GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	N.C.	No Connection	(1)
25	N.C.	No Connection	(1)
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	
31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	

Issued Date: Jan. 14, 2010



Global LCD Panel Exchange Center


Model No.: V420H2 - LE3 Preliminary

38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	N.C.	No Connection	(1)
41	N.C.	No Connection	(1)

Note (1) Reserved for internal use. Please leave it open.

Note (2) High=connect to +3.3V: JEIDA Format ; Low= connect to GND or Open: VESA Format.

Note (3)Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement as below.



Note (4) LVDS 4-port Data Mapping

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920



Global LCD Panel Exchange Center

Issued Date: Jan. 14, 2010 Model No.: V420H2 - LE3

Preliminary

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

N2-CN7 (Housing): 51281-0994 (Molex) or equivalent

Pin No.	Symbol	Description
1	VLED	Positive of LED String
2	VLED	Fositive of LED String
3	NC	
4	NC	No Connection
5	NC	
6	VLED1-	
7	VLED2-	
8	VLED3-	Negative of LED String
9	VLED4-	
10	VLED5-	

Note (1) The backlight interface housing for high voltage side is a model 51281-0994, manufactured by Molex or equivalent. The mating header on converter part number is 51281-0994



Global LCD Panel Exchange Center

Issued Date: Jan. 14, 2010 Model No.: V420H2 - LE3

Preliminary

5.3 CONVERTER UNIT

CN1(Header): CI0114M1HR0-LF (CvilLux) or equivalent

Pin No.	Symbol	Description	n
1			
2			
3	VBL	+24V Power input	
4			
5			
6			
7			
8	GND	Ground	
9			
10			
11	STATUS	Normal (3.3V)	
		Abnormal (0V)	
12	E_PWM	External PWM control signal	
13	I_PWM	Internal PWM control signal	
14	BI ON	Backlight on/off control	

Notice:

#PIN 12:PWM Dimming Control (Use Pin 12): Pin 13 must open.

#PIN 13:Analog Dimming Control (Use Pin 13): 0V~3.3V and Pin 12 must open.

#Pin 13(I_PWM) and Pin 12(E_PWM) can not open in same period.


CN2 ~ CN5: 51281-1094 (Molex) or E&T 7083K-F10N-00L

Pin №	Symbol	Feature						
1	VLED5-							
2	VLED4-							
3	VLED3-	Negative of LED String						
4	VLED2-							
5	VLED1-							
6	NC							
7	NC	No Connection						
8	NC							
9	VLED+	Positive of LED String						
10	VLED+	Fositive of LED Stillig						





5.4 BLOCK DIAGRAM OF INTERFACE





Preliminary

AR0~AR9: First pixel R data AG0~AG9: First pixel G data AB0~AB9: First pixel B data

BR0~BR9: Second pixel R data BG0~BG9: Second pixel G data BB0~BB9: Second pixel B data

DE: Data enable signal DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data CG0~CG9: Third pixel G data CB0~CB9: Third pixel B data DR0~DR9: Fourth pixel R data DG0~DG9: Fourth pixel G data DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.




Preliminary

5.5 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

RSVD: Reserved





Preliminary

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

versus	ersus data input.													1																	
															I	Data	Sig	nal													
	Color	Red									ı			Gre	en			ı	ı		ı	ı		В	lue	ı	ı				
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	В8	В7	В6	B5	В4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	:			:	:	:	:	:	:	:	:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:			:	:	:	:	:	:					:	:	:	:	:	:	:	:	;	:	:	:	:	:	:	:	:	:
Of	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0 <	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Gray	: 🔊	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	i.	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
Green	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1



Preliminary

		Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
		Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
,	Note (1) 0: Low Lev	el \	/olt	age	e, 1	: H	igh	Le	vel	Vo	Itaç	је																			

Troto (1) o. Low Lover voltage, 1. riigii Lover voltage





Global LCD Panel Exchange Center

Issued Date: Jan. 14, 2010 Model No.: V420H2 - LE3

Preliminary

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz		
LVDS Receiver	Input cycle to cycle jitter	T _{rcl}	-	-	200	ps	(3)	
Clock	Spread spectrum modulation range	Fclkin_mo	F _{clkin} -2%	-	F _{clkin} +2%	MHz	(4)	
	Spread spectrum modulation frequency	F _{SSM}	-	-	200	KHz	(4)	
LVDS	Setup Time	Tlvsu	600	-		ps		
Receiver Data	Hold Time	Tlvhd	600		-	ps	(5)	
	Frame Rate	F _{r5}	TBD	100	TBD	Hz	(6)	
Vertical	Traine rate	F _{r6}	TBD	120	TBD	Hz	(0)	
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tv b	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal Active	Total	Th	540	550	575	Тс	Th=Thd+T hb	
Display	Display	Thd	480	480	480	Tc	_	
Term	Blank	Thb	60	70	95	Тс	_	

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (2) Please make sure the range of pixel clock has follow the below equation:


Fclkin(max)
$$\geq$$
 Fr6 \times Tv \times Th


$$F_{r5} \times Tv \times Th \ge F_{clkin(min)}$$






INPUT SIGNAL TIMING DIAGRAM






Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM




Note (6): (ODSEL) = H/L or open for 100/120Hz frame rate. Please refer to 5.1 for detail information



6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.




Preliminary

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	оС			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	VCC	12	V			
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"			
LED Current	IL	120	mA			
Vertical Frame Rate	Fr	120	Hz			

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.





Preliminary

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Į:	tem	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ra	tio	CR		TBD	(6000)	-	-	Note (2)	
Response T	ïme	Gray to gray		-	4.5	TBD	ms	Note (3)	
Center Lumi White	inance of	LC		TBD	450	-	cd/m ²	Note (4)	
White Variat	ion	δW		-	-	(1.3)) -	Note (6)	
Cross Talk		СТ		-	-	(4)	%	Note (5)	
	Dad	Rx	θx=0°, θy =0°		0.631		-		
	Red	Ry	Viewing angle		0.322		-		
	0	Gx	at normal direction		0.313	Typ+ 0.03	-		
Color	Green	Gy		Тур. –	0.643		-		
Chromaticit	Dive	Вх		0.03	0.159		-	-	
У	Blue	Ву			0.031		-		
	\\ \(\(\) \\ \\ \(\) \\ \(\) \\ \(\) \\ \(\) \\ \(\) \\ \(\) \\ \(\) \\ \(\) \\ \(\) \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	Wx			0.285		-		
	White	Wy			0.293		-		
	Color Gamut	C.G			(72)	-	%	NTSC	
	I la viza esta l	θх+		80	88	-			
Viewing	Horizontal	θх-	00.00	80	88	-	D	N1. (. 74)	
Angle		θΥ+	CR≥20	80	88	-	Deg.	Note (1)	
	Vertical	θΥ-		80	88	-			

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Conoscope Cono-80

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = $\frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in




Preliminary

Note (6).

Global LCD Panel Exchange Center

Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response



The driving signal means the signal of gray level 0,31,63,95,127,159,191,223 and 255 Gray to gray average time means the average switching time of gray level 0,31,63,95,127,159,191,223 and 255 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

 $L_C = L(5)$, where L(X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)







Global LCD Panel Exchange Center


Issued Date: Jan. 14, 2010 Model No.: V420H2 - LE3

Preliminary

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$








Preliminary


8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V420H2-LE3
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.




Serial ID includes the information as below:

- (a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4....2010=0, 2011=1, 2012=2....
 - Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





9. PACKAGING

9.1 packing specifications

(1) 5 LCD TV modules / 1 Box

(2) Box dimensions: 1085(L)x296(W)x653(H)mm

(3) Weight: Approx. 47.35Kg(5 modules per carton)

9.2 packing METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method





Preliminary

Sea / Land Transportation (40ft HQ / 40ft Container)

Air Transportation




Figure.9-2 packing method





10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED light bar will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




Global LCD Panel Exchange Center

Issued Date: Jan. 14, 2010 Model <u>No.: V420H2 – LE3</u>

Preliminary

11. MECHANICAL CHARACTERISTICS







Preliminary

